


**FLASH / EPROM Memory Map on DEBUG Board
connected to MAIN CPU Vr4122 Harrier Board**




28 Megs Linear

S2 bit 1 off, bit 2 on
A18 address bit is toggled to Flash
Eprom is overlaid on top of flash memory



28 Megs Linear

S2 bit 1 on, bit 2 off
A18 address bit is normal



256K EPROM

256K B FLASH



256K A FLASH

BFC0 0000

BFC3 FFFF




256K A FLASH



256K B FLASH

BFC4 0000

BFC7 FFFF




BFC8 0000 - BFFF FFFF

3.5 Megs Linear

S2 Bit 1: EPROM / Flash select
ON - Reset vector from Flash
OFF - Reset vector is from EPROM
with size of 256K bytes

S2 bit 2: A18 inverted to Flash Memory
ON: Flash memory address
0xBFC00000-BFC3FFFF is remapped to
0xBFC40000-BFC7FFFF, and vice versa
OFF : A18 is normal to Flash Memory



BFC8 0000 - BFFF FFFF

3.5 Megs Linear

BFC8 0000

BFFF FFFF

32 Megs of Flash

32 Megs of Flash

Use these settings for testing flash with or without the Debug Board being connected

Harrier FLASH MAP Diagram


Optional setting to use 256K B Flash Boot Area with Debug board. Does not operate with just Flash on Main CPU board alone, unless the A region is also programmed with some type of BOOT program.

S2 bit 1 off, bit 2 off


A18 address bit is normal
Eprom is overlaid on top of flash memory



S2 bit 1 on, bit 2 on



**MAIN board by itself
Straight Linear 32 Megs
of FLASH MEMORY**



32 Megs of Flash